Our Product

RISC-V Verification Frame

A comprehensive, out-of-the-box Verification IP and Framework for accelerating RISC-V core and SoC sign-off.

Abstract System-on-Chip Diagram

Accelerate Your Verification

We have developed Test strategy derived from RISC V specifications and comprehensive test suites in assembly for extensions I, M, A, C, Zfhmin, Za64rs, single and double precision floating points F And D and Vector.

Used SPIKE RISC-V reference model for tests suite development.

Framework Features

  • Confirmatory test suit in assembly for each extension.
  • Test suites for Misaligned load/stores, Machine mode, Supervisor mode.
  • SPIKE integration out-of-the-box.
Request Demo